

N-Channel 20-V (D-S) MOSFET

| PRODUCT SUMMARY | | | | | | |
|---------------------|--|---------------------------------|------------------|----------------------|--|--|
| | | I _D (A) ^a | | | | |
| V _{DS} (V) | r _{DS(on)} (Ω) | Silicon Limit | Package Limit | Q _g (Typ) | | |
| 20 | 0.0035 at $V_{GS} = 4.5 \text{ V}$ | 136 | 50 | 43 nC | | |
| 20 | $0.0064 \text{ at V}_{GS} = 2.5 \text{ V}$ | 100 | 50 | 43 110 | | |

Package Drawing

http://www.vishay.com/doc?73398

PolarPAK 10 9 8 7 6 D G S S D D G S S D D G S S D D G S S D D G S S D 1 2 3 4 5 Top View Bottom View

Top surface is connected to pins 1, 5, 6, and 10


Ordering Information: SiE820DF-T1-E3 (Lead (Pb)-free)

FEATURES

- Extremely Low Q_{gd} WFET Technology for Low Switching Losses
- TrenchFET® Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK[®] Package for Double-Sided Cooling
- Leadframe-Based New Encapsulated Package
 - Die Not Exposed
 - Same Layout Regardless of Die Size
- Low Q_{qd}/Q_{qs} Ratio Helps Prevent Shoot-Through
- 100 % R_a and UIS Tested

APPLICATIONS

- VRM
- DC/DC Conversion
- Synchronous Rectification



N-Channel MOSFET

For Related Documents
http://www.vishay.com/ppg?74447

| ABSOLUTE MAXIMUM RATIN | GS T _A = 25 °C | , unless othe | erwise noted | | |
|--|--|-----------------------------------|---|------|--|
| Parameter | | Symbol | Limit | Unit | |
| Drain-Source Voltage | | V _{DS} | 20 | V | |
| Gate-Source Voltage | | V _{GS} | ± 12 | 7 v | |
| | T _C = 25 °C | | 136 (Silicon Limit) 50 ^a (Package Limit) | | |
| Continuous Drain Current (T _J = 150 °C) | $T_C = 70 ^{\circ}\text{C}$ $T_A = 25 ^{\circ}\text{C}$ | I _D | 50 ^a 30 ^{b, c} | | |
| | $T_A = 25 \text{ C}$ $T_A = 70 \text{ °C}$ | + + | 24 ^{b, c} | Α | |
| Pulsed Drain Current | | I _{DM} | 80 | | |
| Continuous Source-Drain Diode Current | $T_C = 25 ^{\circ}C$ $T_A = 25 ^{\circ}C$ | I _S | 50 ^a 4.3 ^{b, c} | | |
| Single Pulse Avalanche Current | | I _{AS} | 30 | | |
| Avalanche Energy L = 0.1 mH | | E _{AS} | 45 | mJ | |
| | | P _D | 104 66 5.2 ^{b, c} 3.3 ^{b, c} | W | |
| Operating Junction and Storage Temperature Range | | T _J , T _{stg} | - 50 to 150 | °C | |
| Soldering Recommendations (Peak Temperature) ^{d, e} | | | 260 | | |

Notes

- a. Package limited is 50 A.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 sec.
- d. See Solder Profile (http://www.vishay.com/doc?73257). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

SiE820DF

Vishay Siliconix



| THERMAL RESISTANCE RATINGS | | | | | | |
|--|------------|----------------------------|---------|---------|------|--|
| Parameter | | Symbol | Typical | Maximum | Unit | |
| Maximum Junction-to-Ambient ^{a, b} | t ≤ 10 sec | R _{thJA} | 20 | 24 | | |
| Maximum Junction-to-Case (Drain Top) ^a Steady State | | R _{thJC} (Drain) | 1 | 1.2 | °C/W | |
| Maximum Junction-to-Case (Source) ^{a, c} | | R _{thJC} (Source) | 2.8 | 3.4 | | |

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
 b. Maximum under Steady State conditions is 68 °C/W.
 c. Measured at source pin (on the side of the package).

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit | |
|--|-------------------------|--|-----|--------|--------|----------|--|
| Static | | | | | | | |
| Drain-Source Breakdown Voltage | V_{DS} | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | 20 | | | V | |
| V _{DS} Temperature Coefficient | $\Delta V_{DS}/T_{J}$ | I _D = 250 μA | | 20 | | mV/°C | |
| V _{GS(th)} Temperature Coefficient | $\Delta V_{GS(th)}/T_J$ | 1D = 230 μΑ | | - 4.8 | | | |
| Gate-Source Threshold Voltage | V _{GS(th)} | $V_{DS} = V_{GS}$, $I_D = 250 \mu A$ | 0.6 | 1.4 | 2 | V | |
| Gate-Source Leakage | I _{GSS} | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$ | | | ± 100 | nA | |
| - | I _{DSS} | V _{DS} = 20 V, V _{GS} = 0 V | | | 1 | | |
| Zero Gate Voltage Drain Current | | V _{DS} = 20 V, V _{GS} = 0 V, T _J = 55 °C | | | 10 | μA | |
| On-State Drain Current ^a | I _{D(on)} | $V_{DS} \ge 5 \text{ V}, V_{GS} = 4.5 \text{ V}$ | 25 | | | Α | |
| Drain-Source On-State Resistance ^a | r _{DS(on)} | V _{GS} = 4.5 V, I _D = 18 A | | 0.0029 | 0.0035 | Ω | |
| | | $V_{GS} = 2.5 \text{ V}, I_D = 13.4 \text{ A}$ | | 0.0053 | 0.0064 | | |
| Forward Transconductance ^a | 9 _{fs} | V _{DS} = 10 V, I _D = 18 A | | 106 | | S | |
| Dynamic ^b | | | | | | | |
| Input Capacitance | C _{iss} | | | 4300 | | pF | |
| Output Capacitance | C _{oss} | $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$ | | 950 | | | |
| Reverse Transfer Capacitance | C _{rss} | | | 450 | | | |
| Total Gate Charge | Q _g | $V_{DS} = 10 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$ $V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$ | | 95 | 143 | nC | |
| | | | | 43 | 65 | | |
| Gate-Source Charge | Q_{gs} | | | 11.5 | | | |
| Gate-Drain Charge | Q _{gd} | | | 10 | | | |
| Gate Resistance | R_{g} | f = 1 MHz | | 1.0 | 1.5 | Ω | |
| Turn-on Delay Time | t _{d(on)} | | | 35 | 55 | | |
| Rise Time | t _r | $V_{DD} = 10 \text{ V}, R_L = 1.0 \Omega$ | | 115 | 175 | | |
| Turn-Off Delay Time | t _{d(off)} | $I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$ | | 105 | 160 | | |
| Fall Time | t _f | - | | 30 | 45 | | |
| Turn-on Delay Time | t _{d(on)} | | | 15 | 25 | ns | |
| Rise Time | t _r | V_{DD} = 10 V, R_L = 1.0 Ω | | 35 | 55 | - | |
| Turn-Off Delay Time | t _{d(off)} | $I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$ | | 55 | 85 | | |
| Fall Time | ì _f | • | | 10 | 15 | | |
| Drain-Source Body Diode Characteristic | cs | | | • | | | |
| Continuous Source-Drain Diode Current | I _S | T _C = 25 °C | | | 50 | ^ | |
| Pulse Diode Forward Current ^a | I _{SM} | | | | 80 | Α | |
| Body Diode Voltage | V _{SD} | I _S = 10 A | | 0.8 | 1.2 | V | |
| Body Diode Reverse Recovery Time | t _{rr} | | | 101 | 150 | ns | |
| Body Diode Reverse Recovery Charge Q _{rr} | | L = 10 A di/dt = 100 A/··· T 05 °C | | 100 | 150 | nC | |
| Reverse Recovery Fall Time | t _a | $I_F = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$ | | 75 | | ns | |
| Reverse Recovery Rise Time | t _b | | | 25 | | 1 | |

Notes:

- a. Pulse test; pulse width \le 300 μ s, duty cycle \le 2 % b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.










TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






On-Resistance vs. Drain Current






V_{GS} - Gate-to-Source Voltage (V) **Transfer Characteristics**



V_{DS} - Drain-to-Source Voltage (V)





On-Resistance vs. Junction Temperature

Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







T_J - Temperature (°C)

Threshold Voltage


125



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient



 V_{DS} - Drain-to-Source Voltage (V) $^*V_{GS}$ > minimum V_{GS} at which $r_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Ambient

V_{GS(th)} (V)

1.2

1.0

0.8

0.6

- 50


- 25








TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Power Derating, Junction-to-Case

 $^{^{\}star}$ The power dissipation P_D is based on T_{J(max)} = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case (Drain Top)



Normalized Thermal Transient Impedance, Junction-to-Source

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?74447.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com